This website does readability filtering of other pages. All styles, scripts, forms and ads are stripped. If you want your website excluded or have other feedback, use this form.

Efficient Software Implementation of AES on 32-Bit Platforms | SpringerLink

SpringerLink
International Workshop on Cryptographic Hardware and Embedded Systems

CHES 2002: Cryptographic Hardware and Embedded Systems - CHES 2002 pp 159-171 | Cite as

Efficient Software Implementation of AES on 32-Bit Platforms

  • Guido Bertoni
  • Luca Breveglieri
  • Pasqualina Fragneto
  • Marco Macchetti
  • Stefano Marchesin
Conference paperFirst Online: 17 February 2003 Part of the Lecture Notes in Computer Science book series (LNCS, volume 2523)

Abstract

Rijndael is the winner algorithm of the AES contest; therefore it should become the most used symmetric-key cryptographic algorithm. One important application of this new standard is cryptography on smart cards. In this paper we present an optimisation of the Rijndael algorithm to speed up execution on 32-bits processors with memory constraints, such as those used in smart cards. First a theoretical analysis of the Rijndael algorithm and of the proposed optimisation is discussed, and then simulation results of the optimised algorithm on different processors are presented and compared with other reference implementations, as known from the technical literature.

Keywords

Smart Card Block Cipher Advance Encryption Standard State Matrix Cache Memory These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves. Download to read the full conference paper text

References

  1. 1. J. Daemen, V. Rijmen, “AES Proposal: Rijndael”, http://csrc.nist.gov/encryption/aes/, 1999
  2. 2. NIST, “Announcing the ADVANCED ENCRYPTION STANDARD (AES),” Federal Information Processing Standards Publication, n. 197, November 26, 2001.Google Scholar
  3. 3. B. Gladman, “A Specification for Rijndael, the AES Algorithm” http://fp.gladman.plus.com/, 2001.
  4. 6. J. Daemen, V. Rijmen, “Efficient Block Ciphers for Smart-Cards”,Workshop on Smartcard Technology (Smartcard’ 99), pp. 29–36, USENIX Eds., 1999Google Scholar
  5. 9. D. Whiting, B. Schneier, S. Bellovin, “AES Key Agility Issues in High-Speed IPsec Implementations,” Counterpane Internet Security, http://www.counterpane.com/aes-agility.html, 2000.
  6. 10. G. Hachez, F. Koeune, J. J. Quisquater, “cAESar Results: Implementation of Four AES Candidates on Two Smart-Cards”, http://csrc.nist.gov/encryption/aes/, 1999
  7. 11. J. Daemen, V. Rijmen, “The Block Cipher Rijndael,” in LNCS 1820, Smart-Card Research and Applications, pp. 288–296, J. Quisquater and B. Schneier, Eds., Springer-Verlag, 2000.Google Scholar
  8. 12. J. Daemen, V. Rijmen, “Rijndael, the Advanced Encryption Standard,” Dr. Dobb’s Journal, Vol. 26, No. 3, March 2001, pp. 137–139Google Scholar
  9. 13. M. Akkar, C. Giraud, “An Implementation of DES and AES, Secure against some Attacks,” Proceedings of CHES’ 01, pp. 315–325, 2001.Google Scholar
  10. 14. M. McLoone, J. McCanny, “High Performance single-Chip FPGA Rijndael Algorithm Implementations,” Proceedings of CHES’ 01, pp. 68–80, 2001.Google Scholar
  11. 15. V. Fischer, M. Drutarovsky, “Two Methods of Rijndael Implementation in Reconfigurable Hardware,” Proceedings of CHES’ 01, pp. 81–96, 2001.Google Scholar
  12. 16. H. Kuo, I. Verbauwhede, “Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm,” Proceedings of CHES’ 01, pp. 53–67, 2001.Google Scholar
  13. 17. A. Rudra, P.K. Dubey, C.S. Jutla, V. Kumar, J.R. Rao, P. Rohatgi, “Efficient Rijndael Encryption Implementation with Composite Field Arithmetic,” Proceedings of CHES’ 01, pp. 175–188, 2001.Google Scholar
  14. 18. A. Dandalis, V.K. Prasanna, J.P.D. Rolim, “An adaptive cryptographic Engine for IPSec Architecutures” Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on, pp. 132–141, 2000.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Guido Bertoni
    • 1
  • Luca Breveglieri
    • 1
  • Pasqualina Fragneto
    • 2
  • Marco Macchetti
    • 3
  • Stefano Marchesin
    • 3
  1. 1.Politecnico di MilanoMilanoItaly
  2. 2.STMicroelectronicsAgrate B.za MIItaly
  3. 3.ALaRI Università della Svizzera ItalianaLuganoSwitzerland

Personalised recommendations

Cite paper

Cookies

We use cookies to improve your experience with our site. More information