This website does readability filtering of other pages. All styles, scripts, forms and ads are stripped. If you want your website excluded or have other feedback, use this form.

Timing - Sachin Sapatnekar - Google Books

Search Images Maps Play YouTube News Gmail Drive More » Sign in


  1. My library
  2. Help
  3. Advanced Book Search
View eBook

Get this book in print


Sachin Sapatnekar Springer Science & Business Media, Jun 2, 2004 - Computers - 294 pages 0 Reviews Statistical timing analysis is an area of growing importance in nanometer te- nologies‚ as the uncertainties associated with process and environmental var- tions increase‚ and this chapter has captured some of the major efforts in this area. This remains a very active field of research‚ and there is likely to be a great deal of new research to be found in conferences and journals after this book is published. In addition to the statistical analysis of combinational circuits‚ a good deal of work has been carried out in analyzing the effect of variations on clock skew. Although we will not treat this subject in this book‚ the reader is referred to [LNPS00‚ HN01‚ JH01‚ ABZ03a] for details. 7 TIMING ANALYSIS FOR SEQUENTIAL CIRCUITS 7.1 INTRODUCTION A general sequential circuit is a network of computational nodes (gates) and memory elements (registers). The computational nodes may be conceptualized as being clustered together in an acyclic network of gates that forms a c- binational logic circuit. A cyclic path in the direction of signal propagation 1 is permitted in the sequential circuit only if it contains at least one register . In general, it is possible to represent any sequential circuit in terms of the schematic shown in Figure 7.1, which has I inputs, O outputs and M registers. The registers outputs feed into the combinational logic which, in turn, feeds the register inputs. Thus, the combinational logic has I + M inputs and O + M outputs.

What people are saying - Write a review

We haven't found any reviews in the usual places.

Other editions - View all

Sachin Sapatnekar
Limited preview - 2007
Sachin Sapatnekar
Limited preview - 2004
Sachin Sapatnekar
No preview available - 2010
View all »

References to this book

Design for Manufacturability and Statistical Design: A Constructive Approach
Michael Orshansky,Sani Nassif,Duane Boning
Limited preview - 2007
Proceedings: SBCCI ...

Snippet view - 2005
All Book Search results »

Bibliographic information

Title Timing
Information Technology: Transmission, Processing & Storage Author Sachin Sapatnekar Edition illustrated Publisher Springer Science & Business Media, 2004 ISBN 1402076711, 9781402076718 Length 294 pages Subjects Technology & Engineering  › Electronics  › Circuits  › General

Computers / CAD-CAM
Technology & Engineering / Automation
Technology & Engineering / Electrical
Technology & Engineering / Electronics / Circuits / General &nbsp &nbsp Export Citation BiBTeX EndNote RefMan About Google Books - Privacy Policy - Terms of Service - Blog - Information for Publishers - Report an issue - Help - Sitemap - Google Home